An ultra-wideband (3.1-10.6 GHz) low-noise amplifier using the 0.18 μm CMOS process is presented. It employs a wideband......

We propose a novel hybrid phase-locked loop(PLL) architecture for overcoming the trade-off between fast locking time and......